

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		ING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/813,464 03/30/2004		3/30/2004	Thomas Aaron Winslow	18039L	4674	
26794	7590	06/07/2005		EXAMINER		
		CS CORPORATION	CHOE, HENRY			
WILMINGT		ILL ROAD, SUITE 19808	ART UNIT	PAPER NUMBER		
.,	,			2817	-	
				DATE MAILED: 06/07/2009	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

				r ·					
-		Applicat	ion No.	Applicant(s)					
			164	WINSLOW, THOMAS	S AARON				
	Office Action Summary	Examine	er .	Art Unit					
		Henry K.		2817					
Period fo	The MAILING DATE of this communic or Reply	cation appears on th	e cover sheet wi	th the correspondence addre	ess				
A SH THE - Exten after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD FO MAILING DATE OF THIS COMMUNIOnsions of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this communication period for reply specified above is less than thirty (30) period for reply is specified above, the maximum state to reply within the set or extended period for reply reply received by the Office later than three months afted patent term adjustment. See 37 CFR 1.704(b).	CATION. of 37 CFR 1.136(a). In no evaluation. of days, a reply within the state of the period will apply and will, by statute, cause the apply.	vent, however, may a r atutory minimum of thir will expire SIX (6) MON plication to become AE	epty be timely filed y (30) days will be considered timely. THS from the mailing date of this comr ANDONED (35 U.S.C. § 133).	nunication.				
Status									
1)	Responsive to communication(s) filed	d on <u>30 March 20</u> 04	<u>!</u> .						
•	•	b)⊠ This action is							
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Disposit	ion of Claims								
5)□ 6)⊠ 7)⊠	 ✓ Claim(s) 1-30 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. Claim(s) is/are allowed. ✓ Claim(s) 1.2.4-9.11-16.18.19.21.22 and 24-30 is/are rejected. ✓ Claim(s) 3. 10. 17. 20 and 23 is/are objected to. Claim(s) are subject to restriction and/or election requirement. 								
Applicat	ion Papers								
10)	The specification is objected to by the The drawing(s) filed on is/are: Applicant may not request that any object Replacement drawing sheet(s) including The oath or declaration is objected to	a) accepted or bettion to the drawing(s) the correction is requ	be held in abeyar ired if the drawing	nce. See 37 CFR 1.85(a). (s) is objected to. See 37 CFR					
Priority	under 35 U.S.C. § 119			•					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 									
Attachmer	nt(s)								
1) Noti 2) Noti 3) Info	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (Prmation Disclosure Statement(s) (PTO-1449 or er No(s)/Mail Date 9/24/04.		Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application (PTO-1	152)				

Application/Control Number: 10/813,464

Art Unit: 2817

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 2, 4-9, 11-14, 21, 22, 24-28 and 30 are rejected under 35 U.S.C. 102(b) as being anticipated by Dening et al [(Fig. 10) patent # 6,313,705].

Regarding claims 1, 8, 21, 27, 28 and 30, Dening et al (Fig. 10) discloses an amplifier circuit comprising a first transistor (Q2), a second transistor (Q1), a ballast resistor (R6) which is coupled between an emitter terminal (emitter of Q2) of the first transistor (Q2) and a base terminal (base of Q1) of the second transistor (Q1), a feedback stabilization circuit (R3) which is coupled to the first transistor (Q2), a diode stack circuit (Q4, Q5) which is coupled to the first transistor (Q2), one additional resistor (R2) which is coupled between the emitter terminal (emitter of Q2) of the first transistor (Q2) and a base terminal (base of Q2) of the first transistor (Q2), and wherein a control voltage (Vbias) applied to a base terminal (base of Q2) of the first transistor (Q2) controls the amplification of a signal applied to the base terminal (base of Q1) of the second transistor (Q1).

Regarding claims 2, 9 and 22, a biasing resistor (R1) which is coupled between a first input node (1002) and the base terminal (base of Q2) of the first transistor (Q2).

Application/Control Number: 10/813,464

Art Unit: 2817

Regarding claims 4, 11 and 24, the diode stack circuit including two transistors (Q4, Q5).

Regarding claims 5, 12 and 25, one bypass capacitor (C1) which is coupled to the at least two transistors (Q4, Q5).

Regarding claims 6, 13 and 26, one bypass capacitor (C1) coupled to the first transistor (Q2).

Regarding claims 7 and 14, one additional resistor (R2) which is coupled between the emitter terminal (emitter of Q2) of the first transistor (Q2) and a base terminal (base of Q2) of the first transistor (Q2).

Claims 15, 16, 18, 19 and 29 are rejected under 35 U.S.C. 102(b) as being anticipated by Jarvinen (Fig. 2).

Regarding claims 15 and 29, Jarvinen (Fig. 2) discloses an amplifier circuit comprising a first transistor (Q2), a second transistor (Q1), a ballast resistor (a rectangle box located between an emitter of transistor Q2 and a base of transistor Q1) which is coupled between an emitter terminal (emitter of Q2) of the first transistor (Q2) and a base terminal (base of Q1) of the second transistor (Q1), one bypass capacitor (an output capacitor) which is coupled to a collector terminal (a collector of Q2) of the first transistor (Q2), and wherein a control voltage (Vbias) applied to a base terminal (base of Q2) of the first transistor (Q2) controls the amplification of a signal applied to the base terminal (base of Q1) of the second transistor (Q1).

Art Unit: 2817

Regarding claim 16, a biasing resistor (a rectangle box located between the bias voltage terminal and base of Q2) coupled between a first input node (bias voltage terminal) and the base terminal (base of Q2) of the first transistor (Q2).

Regarding claim 18, a diode stack circuit includes two transistors (Q3, Q4).

Regarding claim 19, one bypass capacitor (output capacitor) coupled to the two transistors (Q3, Q4).

Allowable Subject Matter

Claims 3, 10, 17, 20 and 23 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Patent numbers (6,882,227; 6,549,076) are the amplifier circuits with the bias circuits.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Henry Choe whose telephone number is (571) 272-1760.

#1019